I. INTRODUCTION
T HE degradation of the tunnel oxide by the program/erase (P/E) cycling is a major reliability concern in Flash EEPROM cells. The high field stresses entailed in Fowler-Nordheim (FN) tunneling and channel hot electron injection (CHEI) are responsible for generating interface and oxide traps [1] - [4] . The interface states decrease the cell subthreshold slope and transconductance, while increasing the off current [1] , [4] .
We present in this paper a reliable extraction of the cycling induced interface states by realizing accurate P/E stress conditions in the reference cell, where the control and floating gates are shorted.
is generally extracted from reference cell [1] - [4] but the FN and CHEI stress conditions used therein can be much different from those in memory cell. This is due to varying floating gate voltage resulting from charging and discharging in P/E. We show that 's extracted directly from the memory cell are different from those obtained conventionally from the reference cell. We propose a simple but reliable scheme of extracting from the reference cell. 
II. RESULTS AND DISCUSSIONS
A stacked gate flash memory cell was used together with the reference cell. The operational and device parameters are specified at the outset: the aspect ratio of m; tunnel oxide thickness of 10 nm; the equivalent interpoly ONO thickness of 14.5 nm, the area ratio of bottom-to-top dielectric of 1.78; the gate and drain coupling coefficient of ; the programming voltages at control gate, drain, source and bulk of V, V, V, for s; the erase voltages of V, V, for ms. The reading is done by monitoring of 1 A at V in which is pinned at 1.7 V . The program and erase threshold voltages are set at the control gate by V, V, respectively. We introduce the offset voltage of in P/E. Fig. 1 shows the energy band of the floating gate cell at flat band (a), representing the onset of accumulation for erase and at channel inversion for programming and reading (b), with no excess charge, i.e.,
. With V in P/E, the differential capacitance coupling equation is given by and upon integration one can write (1) Here, use was made of the fact that coupling capacitances and coefficients ( 's) are nearly constant in channel inversion or accumulation.
is the constant of integration, which assumes different constant values in accumulation and inversion regions.
At flat band and for V, V [ Fig. 1(a) ]. Hence, from (1) V for accumulation. Likewise, at the channel inversion and for and V, V. From , and the surface potential V, V and V, since from the flux theorem. Thus, V and inserting these in (1) V for channel inversion. For is always added for compensation with denoting the interpoly capacitance. We next consider in P/E states. In reading the programmed cell, one can put in ( renders it difficult to simulate P/E stresses in the reference cell.
We present a new scheme for implementing such simulation and experimentally verify its validity. Fig. 2 shows P/E characteristics (a, b) and the schematics of (c) and its drive gate current, (d) in erase, for example. The trap generation is commensurate with the number of electrons traversing the tunnel oxide. Thus, one should find an equivalent gate voltage in reference cell by which to provide identical P/E fluency. Such a scheme is illustrated by choosing the erase as an example. Now and are related by , so that is given by . We express the total change in erase by the given erase time by . The set in this manner is the gate current, evaluated at , or equivalently at at (see Fig. 2 ). In this case the local slopes at are identical to respective average slopes for erase [ Fig. 2(b) and (c)] .
If , hence are found, the total -shift and , i.e., the -swing in erase can be uniquely specified by a dc gate bias as follows. First, is found from equating the local slope with the average slope to be found from data, i.e., V in the example discussed (see Fig. 2(b) ). Next, by identifying in (1) and inserting reading biases, V, V, V, one finds . By inserting this back into (1) with erase biases, viz.
V, V, V, one finds the equivalent erase gate voltage in the reference cell, viz.
V. By repeating identical steps in program one can find V. Fig. 3 shows the charge pumping (CP) current, [5] , measured from memory and reference cells, using CP voltages of 6 V and 3.3 V, respectively at 5MHz for rejection of the border trap effects [6] before and after 10 K cycles. Here, a small reverse bias of mV was applied. The maximum levels from virgin memory and reference cells are shown identical, as it should. The only difference is the wider scan of for inducing similar swing in the reference cell. After 10K cycling, of the memory cell increases from pA to pA obviously due to stress induced . The same increase in results from the reference cell which was stressed by the equivalent voltages, V and V found in this work for P/E stress. This agreement in proves the validity of the present stress scheme. Fig. 3 also shows 's from conventionally stressed reference cells, whose values are consistently lower than the true level. The conventional stress biases are found by using the coupling coefficients, viz. for programming by V, or V, with V, while for erase by V. Fig. 4 (a) plots versus P/E cycle calculated from [5] and in Fig. 4(b) the separate effects of program or erase stress on in the reference cell are also presented. The present scheme reliably reproduces P/E stress induced up to cycles, in contrast with the conventional schemes yielding consistently lower values. Generally, the program and erase stress effects have been separately investigated in the reference cell [1] , [2] . It is clear from Fig. 4(b) that is primarily generated by the erase stress and the reasons for the conventional schemes underestimating are clearly identified to be the erroneous choice of erase . Finally, due to cycling stress can be larger than the virgin level by an order of magnitude.
III. CONCLUSION
The equivalent floating-gate voltage considered at the reference cell by incorporating the offset voltages is shown to reproduce the actual P/E stress, yielding essentially identical extraction as in the memory cell. Thus, the scheme enables useful utilization of the reference cell for fast examining interface states and also for examining separately the effect of program or erase stresses on .
